Sciweavers

Share
9 search results - page 1 / 2
» Reversi: Post-silicon validation system for modern microproc...
Sort
View
ICCD
2008
IEEE
221views Hardware» more  ICCD 2008»
12 years 10 months ago
Reversi: Post-silicon validation system for modern microprocessors
— Verification remains an integral and crucial phase of today’s microprocessor design and manufacturing process. Unfortunately, with soaring design complexities and decreasing...
Ilya Wagner, Valeria Bertacco
ACMMSP
2005
ACM
106views Hardware» more  ACMMSP 2005»
12 years 7 months ago
Impact of modern memory subsystems on cache optimizations for stencil computations
In this work we investigate the impact of evolving memory system features, such as large on-chip caches, automatic prefetch, and the growing distance to main memory on 3D stencil ...
Shoaib Kamil, Parry Husbands, Leonid Oliker, John ...
DSN
2008
IEEE
12 years 8 months ago
Statistical Fault Injection
A method for Statistical Fault Injection (SFI) into arbitrary latches within a full system hardware-emulated model is validated against particle-beam-accelerated SER testing for a...
Pradeep Ramachandran, Prabhakar Kudva, Jeffrey W. ...
TCAD
2008
167views more  TCAD 2008»
12 years 1 months ago
System-Level Dynamic Thermal Management for High-Performance Microprocessors
Abstract--Thermal issues are fast becoming major design constraints in high-performance systems. Temperature variations adversely affect system reliability and prompt worst-case de...
Amit Kumar 0002, Li Shang, Li-Shiuan Peh, Niraj K....
DDECS
2006
IEEE
146views Hardware» more  DDECS 2006»
12 years 5 months ago
Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis
Abstract-- Hard real-time systems need methods to determine upper bounds for their execution times, usually called worst-case execution times. Timing anomalies are counterintuitive...
Jochen Eisinger, Ilia Polian, Bernd Becker, Alexan...
books