Sciweavers

93 search results - page 19 / 19
» Routers with Very Small Buffers
Sort
View
MICRO
2002
IEEE
143views Hardware» more  MICRO 2002»
13 years 10 months ago
Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor
Clustering is a common technique to overcome the wire delay problem incurred by the evolution of technology. Fully-distributed architectures, where the register file, the functio...
Enric Gibert, F. Jesús Sánchez, Anto...
TC
2008
13 years 5 months ago
Reducing the Energy Consumption of Ethernet with Adaptive Link Rate (ALR)
The rapidly increasing energy consumption by computing and communications equipment is a significant economic and environmental problem that needs to be addressed. Ethernet network...
Chamara Gunaratne, Kenneth J. Christensen, Bruce N...
VLDB
2002
ACM
108views Database» more  VLDB 2002»
13 years 4 months ago
Generic Database Cost Models for Hierarchical Memory Systems
Accurate prediction of operator execution time is a prerequisite for database query optimization. Although extensively studied for conventional disk-based DBMSs, cost modeling in ...
Stefan Manegold, Peter A. Boncz, Martin L. Kersten