Sciweavers

97 search results - page 20 / 20
» SRAM Cell Current in Low Leakage Design
Sort
View
MICRO
2009
IEEE
178views Hardware» more  MICRO 2009»
13 years 11 months ago
Improving cache lifetime reliability at ultra-low voltages
Voltage scaling is one of the most effective mechanisms to reduce microprocessor power consumption. However, the increased severity of manufacturing-induced parameter variations a...
Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerso...
DAC
2006
ACM
13 years 11 months ago
Hierarchical power distribution and power management scheme for a single chip mobile processor
A hierarchical power distribution methodology that enables more than dozen power domains in a chip and a power management scheme using 20 power domains are described. This method ...
Toshihiro Hattori, Takahiro Irita, Masayuki Ito, E...