2020 search results - page 3 / 404 » Scalable Instruction-Level Parallelism. |
LCPC
2004
Springer
13 years 11 months ago
2004
Springer
Trimaran is an integrated compilation and performance monitoring infrastructure. The architecture space that Trimaran covers is characterized by HPL-PD, a parameterized processor a...
ASPLOS
1989
ACM
13 years 9 months ago
1989
ACM
IEEECIT
2007
IEEE
13 years 12 months ago
2007
IEEE
Instruction window is a key component which extracts Instruction Level Parallelism (ILP) in modern out-of-order microprocessors. In order to exploit ILP for improving processor pe...
HIPC
2000
Springer
13 years 9 months ago
2000
Springer
Within two or three technology generations, processor architects will face a number of major challenges. Wire delays will become critical, and power considerations will temper the ...
ISHPC
1999
Springer
13 years 9 months ago
1999
Springer
Superscalar microprocessor efficiency is generally not as high as anticipated. In fact, sustained utilization below thirty percent of peak is not uncommon, even for fully optimized...