Sciweavers

86 search results - page 18 / 18
» Scaling and Packing on a Chip Multiprocessor
Sort
View
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
13 years 10 months ago
Rescue: A Microarchitecture for Testability and Defect Tolerance
Scaling feature size improves processor performance but increases each device’s susceptibility to defects (i.e., hard errors). As a result, fabrication technology must improve s...
Ethan Schuchman, T. N. Vijaykumar