Sciweavers

19 search results - page 4 / 4
» Scheduling Coarse-Grain Operations for VLIW Processors
Sort
View
MICRO
1993
IEEE
128views Hardware» more  MICRO 1993»
13 years 9 months ago
Techniques for extracting instruction level parallelism on MIMD architectures
Extensive research has been done on extracting parallelism from single instruction stream processors. This paper presents some results of our investigation into ways to modify MIM...
Gary S. Tyson, Matthew K. Farrens
PPOPP
1990
ACM
13 years 9 months ago
Employing Register Channels for the Exploitation of Instruction Level Parallelism
Abstract - A multiprocessor system capable of exploiting fine-grained parallelism must support efficient synchronization and data passing mechanisms. This paper demonstrates the us...
Rajiv Gupta
HICSS
1995
IEEE
128views Biometrics» more  HICSS 1995»
13 years 9 months ago
Instruction Level Parallelism
Abstract. We reexamine the limits of parallelism available in programs, using runtime reconstruction of program data-flow graphs. While limits of parallelism have been examined in...
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
13 years 9 months ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...