11 search results - page 3 / 3 » Simultaneous Routing and Buffer Insertion with Restrictions ... |
DAC
2006
ACM
14 years 6 months ago
2006
ACM
As a prevalent constraint, sharp slew rate is often required in circuit design which causes a huge demand for buffering resources. This problem requires ultra-fast buffering techn...