Sciweavers

3 search results - page 1 / 1
» Simultaneous shield insertion and net ordering for capacitiv...
Sort
View
VLSID
2006
IEEE
83views VLSI» more  VLSID 2006»
14 years 5 months ago
Parasitic Aware Routing Methodology Based on Higher Order RLCK Moment Metrics
In the multi-GHz frequency domain, inductive and capacitive parasitics of interconnects can cause significant 'ringing' or overdamping, which may lead to false switching...
Amitava Bhaduri, Ranga Vemuri
DAC
2002
ACM
14 years 5 months ago
Towards global routing with RLC crosstalk constraints
Conventional global routing minimizes total wire length and congestion. Experiments using large industrial benchmark circuits show that up to 24% of nets in such routing solutions...
James D. Z. Ma, Lei He