Sciweavers

6 search results - page 2 / 2
» Sleepy Stack Reduction of Leakage Power
Sort
View
DAC
2006
ACM
14 years 6 months ago
A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
Three-dimensional (3-D) integrated circuits have emerged as promising candidates to overcome the interconnect bottlenecks of nanometer scale designs. While they offer several othe...
Gian Luca Loi, Banit Agrawal, Navin Srivastava, Sh...