Sciweavers

92 search results - page 3 / 19
» Some Optimizations of Hardware Multiplication by Constant Ma...
Sort
View
PARLE
1994
13 years 8 months ago
Run-Time Optimization of Sparse Matrix-Vector Multiplication on SIMD Machines
Sparse matrix-vector multiplication forms the heart of iterative linear solvers used widely in scientific computations (e.g., finite element methods). In such solvers, the matrix-v...
Louis H. Ziantz, Can C. Özturan, Boleslaw K. ...
ISMVL
2008
IEEE
102views Hardware» more  ISMVL 2008»
13 years 11 months ago
On the Data Structure Metrics of Quantum Multiple-Valued Decision Diagrams
This paper describes new metrics for the data structure referred to as quantum multiple-valued decision diagrams (QMDD) which are used to represent the matrices describing reversi...
David Y. Feinstein, Mitchell A. Thornton, D. Micha...
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
13 years 11 months ago
Pre-synthesis optimization of multiplications to improve circuit performance
Conventional high-level synthesis uses the worst case delay to relate all inputs to all outputs of an operation. This is a very conservative approximation of reality, especially i...
Rafael Ruiz-Sautua, María C. Molina, Jos&ea...
ISSS
1997
IEEE
142views Hardware» more  ISSS 1997»
13 years 9 months ago
Optimization Method for Broadband Modem FIR Filter Design using Common Subexpression Elimination
- An approach for broadband modem FIR filter design optimization is presented. It addresses the minimization of the number of addersubtractors used in the hardware implementation o...
Robert Pasko, Patrick Schaumont, Veerle Derudder, ...
ICCAD
2004
IEEE
83views Hardware» more  ICCAD 2004»
14 years 2 months ago
Custom-optimized multiplierless implementations of DSP algorithms
Linear DSP kernels such as transforms and filters are comprised exclusively of additions and multiplications by constants. These multiplications may be realized as networks of ad...
Markus Püschel, Adam C. Zelinski, James C. Ho...