Sciweavers

Share
8 search results - page 2 / 2
» Speculative Loop-Pipelining in Binary Translation for Hardwa...
Sort
View
ISCA
2006
IEEE
131views Hardware» more  ISCA 2006»
9 years 2 months ago
Reducing Startup Time in Co-Designed Virtual Machines
A Co-Designed Virtual Machine allows designers to implement a processor via a combination of hardware and software. Dynamic binary translation converts code written for a conventi...
Shiliang Hu, James E. Smith
VEE
2012
ACM
187views Virtualization» more  VEE 2012»
7 years 4 months ago
DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support
Dynamic Binary Translators (DBT) and Dynamic Binary Optimization (DBO) by software are used widely for several reasons including performance, design simpliļ¬cation and virtualiza...
Demos Pavlou, Enric Gibert, Fernando Latorre, Anto...
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
9 years 2 months ago
Constructing portable compiled instruction-set simulators: an ADL-driven approach
Instruction set simulators are common tools used for the development of new architectures and embedded software among countless other functions. This paper presents a framework th...
Joseph D'Errico, Wei Qin
books