150 search results - page 1 / 30 » Staged memory scheduling: Achieving high performance and sca... |
ISCA
2012
IEEE
11 years 7 months ago
2012
IEEE
When multiple processor (CPU) cores and a GPU integrated together on the same chip share the off-chip main memory, requests from the GPU can heavily interfere with requests from t...
IPPS
2010
IEEE
13 years 2 months ago
2010
IEEE
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...
IPPS
2007
IEEE
13 years 10 months ago
2007
IEEE
This paper investigates the utilization of the master-slave (MS) paradigm as an alternative to domain decomposition (DD) methods for parallelizing lattice gauge theory (LGT) model...
ICPPW
2002
IEEE
13 years 9 months ago
2002
IEEE
This paper reports our experiences on the Scalable Network Of Workstation (SNOW) project, which implements a novel methodology to support user-level process migration for traditio...
VLDB
2000
ACM
13 years 8 months ago
2000
ACM
TimesTen Performance Software's Front-Tier product is an application-tier data cache that inter-operates with disk-based relational database management systems (RDBMSs) to ac...