11 search results - page 3 / 3 » Supply Voltage Degradation Aware Analytical Placement |
TVLSI
1998
13 years 4 months ago
1998
—In most low-power VLSI designs, the supply voltage is usually reduced to lower the total power consumption. However, the device speed will be degraded as the supply voltage goes...