61 search results - page 13 / 13 » Synthesis of Selectively Clocked Skewed Logic Circuits |
ASPDAC
2007
ACM
13 years 10 months ago
2007
ACM
Abstract-- SAT sweeping is the process of merging two or more functionally equivalent nodes in a circuit by selecting one of them to represent all the other equivalent nodes. This ...