Sciweavers

31 search results - page 7 / 7
» System Level Tools for DSP in FPGAs
Sort
View
SIPS
2006
IEEE
13 years 11 months ago
Automated Architectural Exploration for Signal Processing Algorithms
Abstract— This paper presents a design environment for efficiently generating application-specific Intellectual Property (IP) cores for system level signal processing algorithm...
Ramsey Hourani, Ravi Jenkal, W. Rhett Davis, Winse...