Sciweavers

684 search results - page 136 / 137
» Techniques for Accelerating a Grammar-Checker
Sort
View
BMCBI
2008
115views more  BMCBI 2008»
13 years 5 months ago
Improving peptide-MHC class I binding prediction for unbalanced datasets
Background: Establishment of peptide binding to Major Histocompatibility Complex class I (MHCI) is a crucial step in the development of subunit vaccines and prediction of such bin...
Ana Paula Sales, Georgia D. Tomaras, Thomas B. Kep...
CN
2010
95views more  CN 2010»
13 years 5 months ago
Loop-free alternates and not-via addresses: A proper combination for IP fast reroute?
The IETF currently discusses fast reroute mechanisms for IP networks (IP FRR). IP FRR accelerates the recovery in case of network element failures and avoids micro-loops during re...
Michael Menth, Matthias Hartmann, Rüdiger Mar...
CL
2008
Springer
13 years 5 months ago
Efficient exception handling in Java bytecode-to-C ahead-of-time compiler for embedded systems
One of the most promising approaches to Java acceleration in embedded systems is a bytecode-to-C ahead-of-time compiler (AOTC). It improves the performance of a Java virtual machi...
Dong-Heon Jung, Jong Kuk Park, Sung-Hwan Bae, Jaem...
CORR
2010
Springer
166views Education» more  CORR 2010»
13 years 5 months ago
A new closed-loop output error method for parameter identification of robot dynamics
Off-line robot dynamic identification methods are mostly based on the use of the inverse dynamic model, which is linear with respect to the dynamic parameters. This model is sample...
Maxime Gautier, Alexandre Janot, Pierre-Olivier Va...
JPDC
2006
141views more  JPDC 2006»
13 years 5 months ago
M-TREE: A high efficiency security architecture for protecting integrity and privacy of software
Secure processor architectures enable new sets of applications such as commercial grid computing, software copy protection and secure mobile agents by providing secure computing e...
Chenghuai Lu, Tao Zhang, Weidong Shi, Hsien-Hsin S...