Sciweavers

244 search results - page 2 / 49
» Testing Digital Circuits with Constraints
Sort
View
CCL
1994
Springer
13 years 9 months ago
Application of Constraint Logic Programming for VLSI CAD Tools
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
Renate Beckmann, Ulrich Bieker, Ingolf Markhof
CL
2000
Springer
13 years 9 months ago
Modelling Digital Circuits Problems with Set Constraints
A number of diagnostic and optimisation problems in Electronics Computer Aided Design have usually been handled either by specific tools or by mapping them into a general problem s...
Francisco Azevedo, Pedro Barahona
ICCAD
1996
IEEE
103views Hardware» more  ICCAD 1996»
13 years 9 months ago
Metrics, techniques and recent developments in mixed-signal testing
This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. ...
Gordon W. Roberts
IJCAI
1989
13 years 6 months ago
Constraint Posting for Verifying VLSI Circuits
We apply constraint posting to the problem of reasoning about function from structure. Constraint posting is a technique used by some planners to coordinate decisions. At each dec...
Daniel Weise
ICTAI
2002
IEEE
13 years 10 months ago
A Genetic Testing Framework for Digital Integrated Circuits
In order to reduce the time-to-market and simplify gatelevel test generation for digital integrated circuits, GAbased functional test generation techniques are proposed for behavi...
Xiaoming Yu, Alessandro Fin, Franco Fummi, Elizabe...