6 search results - page 2 / 2 » Testing High-Speed SoCs Using Low-Speed ATEs |
DATE
2006
IEEE
13 years 10 months ago
2006
IEEE
This paper presents a wrapper and test access mechanism design for multi-clock domain SoCs that consists of cores with different clock frequencies during test. We also propose a t...