Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
6
search results - page 2 / 2
»
Testing SoC Interconnects for Signal Integrity Using Boundar...
Sort
relevance
views
votes
recent
update
View
thumb
title
12
click to vote
DATE
2006
IEEE
94
views
Hardware
»
more
DATE 2006
»
Reuse-based test access and integrated test scheduling for network-on-chip
13 years 12 months ago
Download
www.cs.bris.ac.uk
In this paper, we propose a new method for test access and test scheduling in NoC-based system. It relies on a progressive reuse of the network resources for transporting test dat...
Chunsheng Liu, Zach Link, Dhiraj K. Pradhan
claim paper
Read More »
« Prev
« First
page 2 / 2
Last »
Next »