Sciweavers

38 search results - page 1 / 8
» The Effect of Compiler Optimizations on Pentium 4 Power Cons...
Sort
View
IEEEINTERACT
2003
IEEE
13 years 10 months ago
The Effect of Compiler Optimizations on Pentium 4 Power Consumption
This paper examines the effect of compiler optimizations on the energy usage and power consumption of the Intel Pentium 4 processor. We measure the effects of different levels of ...
John S. Seng, Dean M. Tullsen
ICS
2005
Tsinghua U.
13 years 10 months ago
Disk layout optimization for reducing energy consumption
Excessive power consumption is becoming a major barrier to extracting the maximum performance from high-performance parallel systems. Therefore, techniques oriented towards reduci...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir
PPOPP
2005
ACM
13 years 10 months ago
Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems
Disk subsystem is known to be a major contributor to overall power consumption of high-end parallel systems. Past research proposed several architectural level techniques to reduc...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, A...
VEE
2006
ACM
150views Virtualization» more  VEE 2006»
13 years 10 months ago
Evaluating fragment construction policies for SDT systems
Software Dynamic Translation (SDT) systems have been used for program instrumentation, dynamic optimization, security policy enforcement, intrusion detection, and many other uses....
Jason Hiser, Daniel Williams, Adrian Filipi, Jack ...
CASES
2004
ACM
13 years 10 months ago
A low power architecture for embedded perception
Recognizing speech, gestures, and visual features are important interface capabilities for future embedded mobile systems. Unfortunately, the real-time performance requirements of...
Binu K. Mathew, Al Davis, Michael Parker