Sciweavers

25 search results - page 4 / 5
» The Multiprocessor Bandwidth Inheritance Protocol
Sort
View
ASPLOS
2000
ACM
13 years 9 months ago
Architecture and design of AlphaServer GS320
This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer G...
Kourosh Gharachorloo, Madhu Sharma, Simon Steely, ...
CEE
2006
94views more  CEE 2006»
13 years 5 months ago
Study and performance analysis of transport layer mechanisms applied in military radio environment
The need for reliable data communication performed in critical conditions and the respect of real-time constraints is an open issue in radio-military networks, where fixed and nom...
Tomaso de Cola, Mario Marchese
GLVLSI
2009
IEEE
132views VLSI» more  GLVLSI 2009»
14 years 2 days ago
Multicast routing with dynamic packet fragmentation
Networks-on-Chip (NoCs) become a critical design factor as chip multiprocessors (CMPs) and systems on a chip (SoCs) scale up with technology. With fundamental benefits of high ban...
Young Hoon Kang, Jeff Sondeen, Jeffrey T. Draper
SIGMETRICS
2002
ACM
13 years 5 months ago
Web server benchmarking using parallel WAN emulation
This paper discusses the use of a parallel discrete-event network emulator called the Internet Protocol Traffic and Network Emulator (IP-TNE) for Web server benchmarking. The expe...
Rob Simmonds, Carey L. Williamson, Russell Bradfor...
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
13 years 9 months ago
Software Versus Hardware Shared-Memory Implementation: A Case Study
We comparethe performance of software-supported shared memory on a general-purpose network to hardware-supported shared memory on a dedicated interconnect. Up to eight processors,...
Alan L. Cox, Sandhya Dwarkadas, Peter J. Keleher, ...