Sciweavers

41 search results - page 8 / 9
» The RAW benchmark suite: computation structures for general ...
Sort
View
GLVLSI
2010
IEEE
164views VLSI» more  GLVLSI 2010»
13 years 11 months ago
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
Mohamed M. Sabry, Martino Ruggiero, Pablo Garcia D...
ISCA
2010
IEEE
205views Hardware» more  ISCA 2010»
13 years 11 months ago
The virtual write queue: coordinating DRAM and last-level cache policies
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
Jeffrey Stuecheli, Dimitris Kaseridis, David Daly,...
MABS
2005
Springer
13 years 11 months ago
Visual Modeling for Complex Agent-Based Simulation Systems
Currently there is a diversity of tools for agent-based simulation, which can be applied to the understanding of social phenomena. Describing this kind of phenomena with a visual l...
Candelaria Sansores, Juan Pavón, Jorge J. G...
WWW
2009
ACM
14 years 6 months ago
Evaluating similarity measures for emergent semantics of social tagging
Social bookmarking systems and their emergent information structures, known as folksonomies, are increasingly important data sources for Semantic Web applications. A key question ...
Benjamin Markines, Ciro Cattuto, Filippo Menczer, ...
SC
2004
ACM
13 years 11 months ago
A Performance and Scalability Analysis of the BlueGene/L Architecture
This paper is structured as follows. Section 2 gives an architectural description of BlueGene/L. Section 3 analyzes the issue of “computational noise” – the effect that the o...
Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. ...