Sciweavers

53 search results - page 10 / 11
» The SPEED Cipher
Sort
View
CHES
2007
Springer
154views Cryptology» more  CHES 2007»
13 years 11 months ago
Multi-gigabit GCM-AES Architecture Optimized for FPGAs
Abstract. This paper presents a design-space exploration of the Galois/Counter Mode (GCM) algorithm with Advanced Encryption Standard (AES) as underlying block cipher for high thro...
Stefan Lemsitzer, Johannes Wolkerstorfer, Norbert ...
ISSAC
2007
Springer
132views Mathematics» more  ISSAC 2007»
13 years 11 months ago
Adaptive loops with kaapi on multicore and grid: applications in symmetric cryptography
The parallelization of two applications in symmetric cryptography is considered: block ciphering and a new method based on random sampling for the selection of basic substitution ...
Vincent Danjean, Roland Gillard, Serge Guelton, Je...
DSD
2005
IEEE
104views Hardware» more  DSD 2005»
13 years 10 months ago
Design of Transport Triggered Architecture Processors for Wireless Encryption
Transport Triggered Architecture (TTA) offers a costeffective trade-off between the size and performance of ASICs and the programmability of general-purpose processors. In this pa...
Panu Hämäläinen, Jari Heikkinen, Ma...
ISCAS
2003
IEEE
235views Hardware» more  ISCAS 2003»
13 years 10 months ago
Enhanced chaotic image encryption algorithm based on Baker's map
Imaging has gained importance due to the improvements of performances in computer speed, media storage and network bandwidth. Along with this advancement, the fundamental issue of...
Mazleena bt. Salleh, Subariah bt. Ibrahim, I. F. I...
ACNS
2004
Springer
247views Cryptology» more  ACNS 2004»
13 years 10 months ago
Low-Latency Cryptographic Protection for SCADA Communications
Abstract. Supervisory Control And Data Acquisition (SCADA) systems are real-time process control systems that are widely deployed throughout critical infrastructure sectors includi...
Andrew K. Wright, John A. Kinast, Joe McCarty