Sciweavers

84 search results - page 16 / 17
» The Space of Rate Monotonic Schedulability
Sort
View
DAC
1994
ACM
13 years 10 months ago
The Design of High-Performance Microprocessors at Digital
Today's high-performance single-chip CMOS microprocessors are the most complex and challenging chip designs ever implemented. To stay on the leading edge, Digital's micro...
Thomas F. Fox
ENTCS
2006
113views more  ENTCS 2006»
13 years 5 months ago
Concurrent Java Test Generation as a Search Problem
A Random test generator generates executable tests together with their expected results. In the form of a noise-maker, it seeds the program with conditional scheduling primitives ...
Yaniv Eytani
VTC
2007
IEEE
108views Communications» more  VTC 2007»
14 years 1 days ago
Multiuser MIMO: Principle, Performance in Measured Channels and Applicable Service
—The exploitation of multiuser diversity and the application of multiple antennas at transmitter and receiver are considered to be key technologies for future highly bandwidtheff...
Gerhard Bauch, Pedro Tejera, Christian Guthy, Wolf...
RTSS
2005
IEEE
13 years 11 months ago
Building Robust Wireless LAN for Industrial Control with DSSS-CDMA Cellphone Network Paradigm
Deploying Wireless LAN for Industrial Control (ICWLAN) has many benefits, such as mobility, low deployment cost and ease of reconfiguration. However, the top concern is robustne...
Qixin Wang, Xue Liu, Weiqun Chen, Wenbo He, Marco ...
FCCM
1998
IEEE
169views VLSI» more  FCCM 1998»
13 years 10 months ago
Scalable Network Based FPGA Accelerators for an Automatic Target Recognition Application
Abstract Image processing, specifically Automatic Target Recognition (ATR) in Synthetic Aperture Radar (SAR) imagery, is an application area that can require tremendous processing ...
Ruth Sivilotti, Young Cho, Wen-King Su, Danny Cohe...