Sciweavers

294 search results - page 59 / 59
» The flooding time synchronization protocol
Sort
View
FMSD
2007
110views more  FMSD 2007»
13 years 5 months ago
Exploiting interleaving semantics in symbolic state-space generation
Symbolic techniques based on Binary Decision Diagrams (BDDs) are widely employed for reasoning about temporal properties of hardware circuits and synchronous controllers. However, ...
Gianfranco Ciardo, Gerald Lüttgen, Andrew S. ...
ASPLOS
2010
ACM
14 years 3 days ago
CoreDet: a compiler and runtime system for deterministic multithreaded execution
The behavior of a multithreaded program does not depend only on its inputs. Scheduling, memory reordering, timing, and low-level hardware effects all introduce nondeterminism in t...
Tom Bergan, Owen Anderson, Joseph Devietti, Luis C...
JSAC
2010
214views more  JSAC 2010»
13 years 3 months ago
IEEE 802.15.5 WPAN mesh standard-low rate part: Meshing the wireless sensor networks
—This paper introduces a new IEEE standard, IEEE 802.15.5,which provides mesh capability for wireless personal area network (WPAN) devices. The standard provides an architectural...
Myung J. Lee, Rui Zhang, Jianliang Zheng, Gahng-Se...
TC
2011
12 years 11 months ago
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
— Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing cohere...
Thomas J. Ashby, Pedro Diaz, Marcelo Cintra