Sciweavers

132 search results - page 26 / 27
» Three-Dimensional Cache Design Exploration Using 3DCacti
Sort
View
ASPLOS
2010
ACM
13 years 8 months ago
Micro-pages: increasing DRAM efficiency with locality-aware data placement
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
Kshitij Sudan, Niladrish Chatterjee, David Nellans...
INFOCOM
2002
IEEE
13 years 10 months ago
Provisioning Content Distribution Networks for Streaming Media
This paper develops simple cost models for provisioning content distribution networks that use the simple and highly scalable bandwidth skimming protocol for streaming. New insight...
Jussara M. Almeida, Derek L. Eager, Michael C. Fer...
ISPASS
2005
IEEE
13 years 10 months ago
Partitioning Multi-Threaded Processors with a Large Number of Threads
Today’s general-purpose processors are increasingly using multithreading in order to better leverage the additional on-chip real estate available with each technology generation...
Ali El-Moursy, Rajeev Garg, David H. Albonesi, San...
INFOCOM
2005
IEEE
13 years 10 months ago
IPStash: a set-associative memory approach for efficient IP-lookup
—IP-Lookup is a challenging problem because of the increasing routing table sizes, increased traffic, and higher speed links. These characteristics lead to the prevalence of hard...
Stefanos Kaxiras, Georgios Keramidas
VISUALIZATION
2005
IEEE
13 years 10 months ago
VisTrails: Enabling Interactive Multiple-View Visualizations
VisTrails is a new system that enables interactive multiple-view visualizations by simplifying the creation and maintenance of visualization pipelines, and by optimizing their exe...
Louis Bavoil, Steven P. Callahan, Carlos Eduardo S...