Sciweavers

11 search results - page 1 / 3
» Time-constrained loop scheduling with minimal resources
Sort
View
DSD
2006
IEEE
83views Hardware» more  DSD 2006»
13 years 8 months ago
Resource-Efficient Routing and Scheduling of Time-Constrained Network-on-Chip Communication
Abstract. Network-on-chip-based multiprocessor systems-onchip are considered as future embedded systems platforms. One of the steps in mapping an application onto such a parallel p...
Sander Stuijk, Twan Basten, Marc Geilen, Amir Hoss...
JEC
2006
61views more  JEC 2006»
13 years 4 months ago
Time-constrained loop scheduling with minimal resources
Many applications commonly found in digital signal processing and image processing applications can be represented by data-flow graphs (DFGs). In our previous work, we proposed a ...
Timothy W. O'Neil, Edwin Hsing-Mean Sha
ISCAS
2003
IEEE
76views Hardware» more  ISCAS 2003»
13 years 9 months ago
Loop scheduling for minimizing schedule length and switching activities
Switching activity is one of the most important factors in power dissipation. This paper studies the scheduling problem that minimizes both schedule length and switching activitie...
Zili Shao, Qingfeng Zhuge, Edwin Hsing-Mean Sha, C...
VLSID
2003
IEEE
92views VLSI» more  VLSID 2003»
14 years 4 months ago
Energy Efficient Scheduling for Datapath Synthesis
In this paper, we describe two new algorithms for datapath scheduling which aim at energy reduction while maintaining performance. The proposed algorithms, time constrained and re...
Saraju P. Mohanty, N. Ranganathan
MICRO
2005
IEEE
126views Hardware» more  MICRO 2005»
13 years 10 months ago
Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System
Scheduling algorithms used in compilers traditionally focus on goals such as reducing schedule length and register pressure or producing compact code. In the context of a hardware...
Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott ...