Sciweavers

419 search results - page 1 / 84
» Two Techniques to Enhance the Performance of Memory Consiste...
Sort
View
ICPP
1991
IEEE
13 years 8 months ago
Two Techniques to Enhance the Performance of Memory Consistency Models
The memory consistency model supported by a multiprocessor directly affects its performance. Thus, several attempts have been made to relax the consistency models to allow for mor...
Kourosh Gharachorloo, Anoop Gupta, John L. Henness...
ASPDAC
2011
ACM
217views Hardware» more  ASPDAC 2011»
12 years 8 months ago
Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core syst
This paper studies realization and performance comparison of the sequential and weak consistency models in the network-on-chip (NoC) based distributed shared memory (DSM) multi-cor...
Abdul Naeem, Xiaowen Chen, Zhonghai Lu, Axel Jants...
ICS
2010
Tsinghua U.
13 years 8 months ago
Memory Consistency Conditions for Self-Assembly Programming
: Perhaps the two most significant theoretical questions about the programming of self-assembling agents are: (1) necessary and sufficient conditions to produce a unique terminal a...
Aaron Sterling
PPOPP
1993
ACM
13 years 8 months ago
Computation Migration: Enhancing Locality for Distributed-Memory Parallel Systems
We describe computation migration,a new technique that is based on compile-time program transformations, for accessing remote data in a distributed-memory parallel system. In cont...
Wilson C. Hsieh, Paul Wang, William E. Weihl
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
13 years 8 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...