Sciweavers

    7 search results - page 2 / 2
    » Using Hardware Memory Protection to Build a High-Performance...
    Sort
    View
    ISCA
    2012
    IEEE
    243views Hardware» more  ISCA 2012»
    BlockChop: Dynamic squash elimination for hybrid processor architecture
    11 years 7 months ago
    BlockChop: Dynamic squash elimination for hybrid processor architecture
    Download  jasonmars.org
    Hybrid processors are HW/SW co-designed processors that leverage blocked-execution, the execution of regions of instructions as atomic blocks, to facilitate aggressive speculative...
    Jason Mars, Naveen Kumar
    claim paper
    Read More »
    IEEEPACT
    2007
    IEEE
    104views Distributed And Parallel Com...» more  IEEEPACT 2007»
    The OpenTM Transactional Application Programming Interface
    13 years 10 months ago
    The OpenTM Transactional Application Programming Interface
    Download  csl.stanford.edu
    Transactional Memory (TM) simplifies parallel programming by supporting atomic and isolated execution of user-identified tasks. To date, TM programming has required the use of l...
    Woongki Baek, Chi Cao Minh, Martin Trautmann, Chri...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.