Sciweavers

29 search results - page 6 / 6
» Using thread-level speculation to simplify manual paralleliz...
Sort
View
ASAP
1996
IEEE
145views Hardware» more  ASAP 1996»
13 years 9 months ago
A Synthesis System For Bus-Based Wavefront Array Architectures
A datapath synthesis system (DPSS) for a bus-based wavefront array architecture, called rDPA (reconfigurable datapath architecture), is presented. An internal data bus to the arra...
Reiner W. Hartenstein, Jürgen Becker, Michael...
GRID
2006
Springer
13 years 5 months ago
Streamlining Grid Operations: Definition and Deployment of a Portal-based User Registration Service
Manual management of public key credentials can be a significant and often off-putting obstacle to Grid use, particularly for casual users. We describe the Portal-based User Regis...
Ian T. Foster, Veronika Nefedova, Mehran Ahsant, R...
IEEEPACT
2009
IEEE
13 years 3 months ago
FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery
Abstract--Version management, one of the key design dimensions of Hardware Transactional Memory (HTM) systems, defines where and how transactional modifications are stored. Current...
Marc Lupon, Grigorios Magklis, Antonio Gonzá...
IOPADS
1997
94views more  IOPADS 1997»
13 years 6 months ago
Remote I/O Fast Access to Distant Storage
As high-speed networks make it easier to use distributed resources, it becomes increasingly common that applications and their data are not colocated. Users have traditionally add...
Ian T. Foster, David Kohr, Rakesh Krishnaiyer, Jac...