2 search results - page 1 / 1 » Utilizing Dynamically Coupled Cores to Form a Resilient Chip... |
DSN
2007
IEEE
13 years 10 months ago
2007
IEEE
Aggressive CMOS scaling will make future chip multiprocessors (CMPs) increasingly susceptible to transient faults, hard errors, manufacturing defects, and process variations. Exis...
DATE
2008
IEEE
13 years 10 months ago
2008
IEEE
This paper proposes a dynamic cache repartitioning technique that enhances compositionality on platforms executing media applications with multiple utilization scenarios. The repa...