Sciweavers

1592 search results - page 1 / 319
» What Use is Verified Software
Sort
View
ICECCS
2007
IEEE
86views Hardware» more  ICECCS 2007»
13 years 8 months ago
What Use is Verified Software?
The world at large cares little for verified software; what it cares about are trustworthy and cost-effective systems that do their jobs well. We examine the value of verified sof...
John M. Rushby
ACMSE
2007
ACM
13 years 8 months ago
Verifying design modularity, hierarchy, and interaction locality using data clustering techniques
Modularity, hierarchy, and interaction locality are general approaches to reducing the complexity of any large system. A widely used principle in achieving these goals in designin...
Liguo Yu, Srini Ramaswamy
VSTTE
2005
Springer
13 years 10 months ago
Linking the Meaning of Programs to What the Compiler Can Verify
We formulate some research and development challenges that relate what a verifying compiler can verify to the definition and analysis of the application-content of programs, where...
Egon Börger
TSE
2010
125views more  TSE 2010»
13 years 3 months ago
Engineering a Sound Assertion Semantics for the Verifying Compiler
—The Verifying Compiler (VC) project is a core component of the Dependable Systems Evolution Grand Challenge. The VC offers the promise of automatically proving that a program or...
Patrice Chalin
FAC
2007
170views more  FAC 2007»
13 years 4 months ago
Are the Logical Foundations of Verifying Compiler Prototypes Matching user Expectations?
Abstract. The Verifying Compiler (VC) project proposals suggest that mainstream software developers are its targeted end-users. Like other software engineering efforts, the VC proj...
Patrice Chalin