Sciweavers

    46 search results - page 3 / 10
    » fpga 1999
    Sort
    View
    IPPS
    1999
    IEEE
    119views Distributed And Parallel Com...» more  IPPS 1999»
    Interconnect Synthesis for Reconfigurable Multi-FPGA Architectures
    13 years 9 months ago
    Interconnect Synthesis for Reconfigurable Multi-FPGA Architectures
    Download  ipdps.cc.gatech.edu
    Vinoo Srinivasan, Shankar Radhakrishnan, Ranga Vem...
    claim paper
    Read More »
    FPGA
    1999
    ACM
    142views FPGA» more  FPGA 1999»
    Multi-Terminal Net Routing for Partial Crossbar-Based Multi-FPGA Systems
    13 years 9 months ago
    Multi-Terminal Net Routing for Partial Crossbar-Based Multi-FPGA Systems
    Download  www.cecs.uci.edu
    Multi-FPGA systems are used as custom computing machines to solve compute intensive problems and also in the verification and prototyping of large circuits. In this paper, we addr...
    Abdel Ejnioui, N. Ranganathan
    claim paper
    Read More »
    FCCM
    1999
    IEEE
    126views VLSI» more  FCCM 1999»
    A CAD Suite for High-Performance FPGA Design
    13 years 9 months ago
    A CAD Suite for High-Performance FPGA Design
    Download  splish.ee.byu.edu
    Brad L. Hutchings, Peter Bellows, Joseph Hawkins, ...
    claim paper
    Read More »
    EH
    1999
    IEEE
    169views Hardware» more  EH 1999»
    GeneticFPGA: Evolving Stable Circuits on Mainstream FPGA Devices
    13 years 9 months ago
    GeneticFPGA: Evolving Stable Circuits on Mainstream FPGA Devices
    Download  eref.uqu.edu.sa
    GeneticFPGA is a Java-based tool for evolving digital circuits on Xilinx XC4000EXTM and XC4000XLTM devices. Unlike other FPGA architectures popular with Evolutionary Hardware rese...
    Delon Levi, Steve Guccione
    claim paper
    Read More »
    FPGA
    1999
    ACM
    115views FPGA» more  FPGA 1999»
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    13 years 9 months ago
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    Download  www.eecg.toronto.edu
    In this paper, we investigate the speed and area-efficiency of FPGAs employing “logic clusters” containing multiple LUTs and registers as their logic block. We introduce a ne...
    Alexander Marquardt, Vaughn Betz, Jonathan Rose
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.