Sciweavers

35 search results - page 2 / 7
» iccad 2010
Sort
View
ICCAD
2010
IEEE
224views Hardware» more  ICCAD 2010»
13 years 2 months ago
WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography
In Double Patterning Lithography (DPL), conflict and stitch minimization are two main challenges. Post-routing mask decomposition algorithms [1
Kun Yuan, David Z. Pan
ICCAD
2010
IEEE
166views Hardware» more  ICCAD 2010»
13 years 2 months ago
Low-power clock trees for CPUs
Clock networks contribute a significant fraction of dynamic power and can be a limiting factor in high-performance CPUs and SoCs. The need for multi-objective optimization over a l...
Dongjin Lee, Myung-Chul Kim, Igor L. Markov
ICCAD
2010
IEEE
140views Hardware» more  ICCAD 2010»
13 years 2 months ago
Reduction of interpolants for logic synthesis
Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig In...
John D. Backes, Marc D. Riedel
ICCAD
2010
IEEE
176views Hardware» more  ICCAD 2010»
13 years 1 months ago
An auction based pre-processing technique to determine detour in global routing
Global Routing has been a traditional EDA problem. It has congestion elimination as the first and foremost priority. Despite of the recent development for popular rip-up and rerout...
Yue Xu, Chris Chu
ICCAD
2010
IEEE
114views Hardware» more  ICCAD 2010»
13 years 2 months ago
On timing-independent false path identification
This paper is concerned with finding timing-independent false paths that cannot be sensitized under any signal arrival time condition in integrated circuits. Existing techniques r...
Feng Yuan, Qiang Xu