Sciweavers

16 search results - page 4 / 4
» isca 1996
Sort
View
DAC
1996
ACM
13 years 9 months ago
Optimal Clock Skew Scheduling Tolerant to Process Variations
1- A methodology is presented in this paper for determining an optimal set of clock path delays for designing high performance VLSI/ULSI-based clock distribution networks. This met...
José Luis Neves, Eby G. Friedman