Sciweavers

7 search results - page 2 / 2
» memocode 2005
Sort
View
MEMOCODE
2005
IEEE
13 years 11 months ago
Synthesis of synchronous assertions with guarded atomic actions
The SystemVerilog standard introduces SystemVerilog Assertions (SVA), a synchronous assertion package based on the temporal-logic semantics of PSL. Traditionally assertions are ch...
Michael Pellauer, Mieszko Lis, Don Baltus, Rishiyu...
MEMOCODE
2005
IEEE
13 years 11 months ago
Extended abstract: a race-free hardware modeling language
We describe race-free properties of a hardware description language called GEZEL. The language describes networks of cycle-true finite-state-machines with datapaths (FSMDs). We de...
Patrick Schaumont, Sandeep K. Shukla, Ingrid Verba...