Sciweavers

ARC
2010
Springer
117views Hardware» more  ARC 2010»
13 years 1 months ago
Compensation of infinite-dimensional input dynamics
Miroslav Krstic, Nikolaos Bekiaris-Liberis
ARC
2010
Springer
126views Hardware» more  ARC 2010»
13 years 2 months ago
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip
The SIMD parallel systems play a crucial role in the field of intensive signal processing. For most the parallel systems, communication networks are considered as one of the challe...
Mouna Baklouti, Philippe Marquet, Jean-Luc Dekeyse...
ARC
2010
Springer
154views Hardware» more  ARC 2010»
13 years 4 months ago
Perspectives on system identification
: System identification is the art and science of building mathematical models of dynamic systems from observed input-output data. It can be seen as the interface between the real ...
Lennart Ljung
ARC
2010
Springer
145views Hardware» more  ARC 2010»
13 years 4 months ago
Self-organizing logistics systems
: When a logistics system is "self-organizing" it can function without significant intervention by managers, engineers, or software control. The social insects, such as a...
John J. Bartholdi III, Donald D. Eisenstein, Yun F...
ARC
2010
Springer
105views Hardware» more  ARC 2010»
13 years 4 months ago
Lyapunov functionals and matrices
In the talk we present a survey of the current state of art in the area of quadratic functionals with prescribed time derivatives. The ...rst contribution dedicated to the topic w...
Vladimir L. Kharitonov
ARC
2010
Springer
183views Hardware» more  ARC 2010»
13 years 4 months ago
Integrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
Lilian Janin, Shoujie Li, Doug Edwards
ARC
2010
Springer
189views Hardware» more  ARC 2010»
13 years 7 months ago
3D Compaction: A Novel Blocking-Aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable
Abstract. Few of the benefits of exploiting partially reconfigurable devices are power consumption reduction, cost reduction, and customized performance improvement. To obtain thes...
Thomas Marconi, Yi Lu 0004, Koen Bertels, Georgi G...
ARC
2010
Springer
138views Hardware» more  ARC 2010»
13 years 7 months ago
Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing
High-Performance Reconfigurable Computers (HPRCs) are parallel machines consisting of FPGAs and microprocessors, with the FPGAs used as co-processors. The execution of parallel app...
Esam El-Araby, Vikram K. Narayana, Tarek A. El-Gha...
ARC
2010
Springer
167views Hardware» more  ARC 2010»
13 years 7 months ago
Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures
Coarse Grained Reconfigurable Array (CGRA) architectures give high throughput and data reuse for regular algorithms while providing flexibility to execute multiple algorithms on th...
Kunjan Patel, Chris J. Bleakley