Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ARITH
1999
IEEE
11 years 5 months ago
Moduli for Testing Implementations of the RSA Cryptosystem
Comprehensive testing of any implementation of the RSA cryptosystem requires the use of a number of moduli with specific properties. It is shown how to generate a sufficient varie...
Colin D. Walter
ARITH
1999
IEEE
11 years 5 months ago
On the Design of High-Radix On-Line Division for Long Precision
We present a design of a high-radix on-line division suitable for long precision computations. The proposed scheme uses a quotient-digit selection function based on the residual r...
Alexandre F. Tenca, Milos D. Ercegovac
ARITH
1999
IEEE
11 years 5 months ago
Digit-Recurrence Algorithm for Computing Euclidean Norm of a 3-D Vector
A digit-recurrence algorithm for computing the Euclidean norm of a 3-dimensional vector is proposed. Starting from the vector component with the highest order of magnitude as the ...
Naofumi Takagi, Seiji Kuwahara
ARITH
1999
IEEE
11 years 5 months ago
New Algorithms for Improved Transcendental Functions on IA-64
The IA-64 architecture provides new opportunities and challenges for implementing an improved set of transcendental functions. Using several novel polynomial-based table-driven te...
Shane Story, Ping Tak Peter Tang
ARITH
1999
IEEE
11 years 5 months ago
The S/390 G5 Floating Point Unit Supporting Hex and Binary Architectures
Eric M. Schwarz, Ronald M. Smith, Christopher A. K...
ARITH
1999
IEEE
11 years 5 months ago
High-Speed Inverse Square Roots
Inverse square roots are used in several digital signal processing, multimedia, and scientific computing applications. This paper presents a high-speed method for computing invers...
Michael J. Schulte, Kent E. Wires
ARITH
1999
IEEE
11 years 5 months ago
Arithmetic with Signed Analog Digits
This paper presents mathematical foundtions of the Overlap Resolution Number System (ORNS) which employs signed Continuous Valued Digits (CVD's). ORNS is a redundant Number S...
Aryan Saed, Majid Ahmadi, Graham A. Jullien
ARITH
1999
IEEE
11 years 5 months ago
Intermediate Variable Encodings that Enable Multiplexor-Based Implementations of Two Operand Addition
In two operand addition, bit-wise intermediate variables such as the "propagate" and "generate" terms are defined/evaluated first. Basic carry propagation recu...
Dhananjay S. Phatak, Israel Koren
ARITH
1999
IEEE
11 years 5 months ago
Boosting Very-High Radix Division with Prescaling and Selection by Rounding
An extension of the very-high radix division with prescaling and selection by rounding is presented. This extension consists in increasing the effective radix of the implementatio...
Paolo Montuschi, Tomás Lang
books