Sciweavers

    IPPS
    2005
    IEEE
    112views Distributed And Parallel Com...» more  IPPS 2005»
    Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores
    13 years 10 months ago
    Designing Scalable FPGA-Based Reduction Circuits Using Pipelined Floating-Point Cores
    Download  www-scf.usc.edu
    The use of pipelined floating-point arithmetic cores to create high-performance FPGA-based computational kernels has introduced a new class of problems that do not exist when usi...
    Ling Zhuo, Gerald R. Morris, Viktor K. Prasanna
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.