Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ASPDAC
2007
ACM
123views Hardware» more  ASPDAC 2007»
10 years 5 months ago
Coupling-aware Dummy Metal Insertion for Lithography
As integrated circuits manufacturing technology is advancing into 65nm and 45nm nodes, extensive resolution enhancement techniques (RETs) are needed to correctly manufacture a chip...
Liang Deng, Martin D. F. Wong, Kai-Yuan Chao, Hua ...
ASPDAC
2007
ACM
68views Hardware» more  ASPDAC 2007»
10 years 5 months ago
System Architecture for Software Peripherals
Siddharth Choudhuri, Tony Givargis
ASPDAC
2007
ACM
92views Hardware» more  ASPDAC 2007»
10 years 5 months ago
New Block-Based Statistical Timing Analysis Approaches Without Moment Matching
With aggressive scaling down of feature sizes in VLSI fabrication, process variation has become a critical issue in designs. We show that two necessary conditions for the "Ma...
Ruiming Chen, Hai Zhou
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
10 years 5 months ago
DFM/DFY practices during physical designs for timing, signal integrity, and power
Shi-Hao Chen, Ke-Cheng Chu, Jiing-Yuan Lin, Cheng-...
ASPDAC
2007
ACM
110views Hardware» more  ASPDAC 2007»
10 years 5 months ago
High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs
Deming Chen, Jason Cong, Yiping Fan, Zhiru Zhang
ASPDAC
2007
ACM
98views Hardware» more  ASPDAC 2007»
10 years 5 months ago
Fixing Design Errors with Counterexamples and Resynthesis
-- In this work we propose a new error-correction framework, called CoR
Kai-Hui Chang, Igor L. Markov, Valeria Bertacco
ASPDAC
2007
ACM
116views Hardware» more  ASPDAC 2007»
10 years 5 months ago
Safe Delay Optimization for Physical Synthesis
-- Physical synthesis is a relatively young field in Electronic Design Automation. Many published optimizations for physical synthesis end up hurting the final result, often by neg...
Kai-Hui Chang, Igor L. Markov, Valeria Bertacco
ASPDAC
2007
ACM
99views Hardware» more  ASPDAC 2007»
10 years 5 months ago
DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm
Abstract - This paper presents a fast and accurate global routing algorithm, DpRouter, based on two efficient techniques: (1) dynamic pattern routing (Dpr), and (2) segment movemen...
Zhen Cao, Tong Jing, Jinjun Xiong, Yu Hu, Lei He, ...
ASPDAC
2007
ACM
83views Hardware» more  ASPDAC 2007»
10 years 5 months ago
Program Phase Directed Dynamic Cache Way Reconfiguration for Power Efficiency
Subhasis Banerjee, G. Surendra, S. K. Nandy
books