Sciweavers

    ASPDAC
    2009
    ACM
    145views Hardware» more  ASPDAC 2009»
    A multilevel analytical placement for 3D ICs
    13 years 11 months ago
    A multilevel analytical placement for 3D ICs
    Download  cadlab.cs.ucla.edu
    Jason Cong, Guojie Luo
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    150views Hardware» more  ASPDAC 2009»
    Using a dataflow abstracted virtual prototype for HdS-design
    13 years 11 months ago
    Using a dataflow abstracted virtual prototype for HdS-design
    Download  www.aspdac.com
    Dataflow abstracted Virtual Prototype for HdS-Design Wolfgang Ecker Stefan Heinen Michael Velten Infineon Technologies AG Germany ASPDAC 2009 Special Session Hardware-dependent Sof...
    Wolfgang Ecker, Stefan Heinen, Michael Velten
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    212views Hardware» more  ASPDAC 2009»
    Timing analysis and optimization implications of bimodal CD distribution in double patterning lithography
    13 years 11 months ago
    Timing analysis and optimization implications of bimodal CD distribution in double patterning lithography
    Download  vlsicad.ucsd.edu
    Abstract— Double patterning lithography (DPL) is in current production for memory products, and is widely viewed as inevitable for logic products at the 32nm node. DPL decomposes...
    Kwangok Jeong, Andrew B. Kahng
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    174views Hardware» more  ASPDAC 2009»
    Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications
    13 years 11 months ago
    Accuracy-aware SRAM: a reconfigurable low power SRAM architecture for mobile multimedia applications
    Download  cadal.cse.nsysu.edu.tw
    Minki Cho, Jason Schlessman, Wayne Wolf, Saibal Mu...
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    108views Hardware» more  ASPDAC 2009»
    SAT-controlled redundancy addition and removal: a novel circuit restructuring technique
    13 years 11 months ago
    SAT-controlled redundancy addition and removal: a novel circuit restructuring technique
    Download  gra103.aca.ntu.edu.tw
    - We proposed a novel Boolean Satisfiability (SAT)-controlled redundancy addition and removal (RAR) algorithm to resolve the performance and quality problems of
    Chi-An Wu, Ting-Hao Lin, Shao-Lun Huang, Chung-Yan...
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    102views Hardware» more  ASPDAC 2009»
    Stochastic current prediction enabled frequency actuator for runtime resonance noise reduction
    13 years 11 months ago
    Stochastic current prediction enabled frequency actuator for runtime resonance noise reduction
    Download  eda.ee.ucla.edu
    Power delivery network (PDN) is a distributed RLC network with its dominant resonance frequency in the low-to-middle frequency range. Though high-performance chips’ working freq...
    Yiyu Shi, Jinjun Xiong, Howard Chen, Lei He
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    105views Hardware» more  ASPDAC 2009»
    Low-power CMOS transceiver circuits for 60GHz band millimeter-wave impulse radio
    13 years 11 months ago
    Low-power CMOS transceiver circuits for 60GHz band millimeter-wave impulse radio
    Download  www.aspdac.com
    Ahmet Oncu, Minoru Fujishima
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    108views Hardware» more  ASPDAC 2009»
    CKVdd: a self-stabilization ramp-vdd technique for dynamic power reduction
    13 years 11 months ago
    CKVdd: a self-stabilization ramp-vdd technique for dynamic power reduction
    Download  www.aspdac.com
    Chin-Hsien Wang, Ching-Hwa Cheng, Jiun-In Guo
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    141views Hardware» more  ASPDAC 2009»
    Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration
    13 years 11 months ago
    Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration
    Download  www.aspdac.com
    Masato Edahiro
    claim paper
    Read More »
    ASPDAC
    2009
    ACM
    80views Hardware» more  ASPDAC 2009»
    Improving scalability of model-checking for minimizing buffer requirements of synchronous dataflow graphs
    13 years 11 months ago
    Improving scalability of model-checking for minimizing buffer requirements of synchronous dataflow graphs
    Download  user.it.uu.se
    Nan Guan, Zonghua Gu, Wang Yi, Ge Yu
    claim paper
    Read More »
    « first‹ previous12345678next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.