Sciweavers

    FPGA
    2010
    ACM
    243views FPGA» more  FPGA 2010»
    Bit-level optimization for high-level synthesis and FPGA-based acceleration
    14 years 1 months ago
    Bit-level optimization for high-level synthesis and FPGA-based acceleration
    Download  cadlab.cs.ucla.edu
    d hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level progra...
    Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan,...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.