Sciweavers

ICCAD
1996
IEEE
114views Hardware» more  ICCAD 1996»
13 years 7 months ago
An efficient approach to simultaneous transistor and interconnect sizing
In this paper, we study the simultaneous transistor and interconnect sizing (STIS) problem. We de ne a class of optimization problems as CH-posynomial programs and reveal a genera...
Jason Cong, Lei He