Sciweavers

ISCAS
2007
IEEE
148views Hardware» more  ISCAS 2007»
13 years 10 months ago
Bandwidth Mismatch Correction for a Two-Channel Time-Interleaved A/D Converter
— Mismatches between sample-and-hold (S/H) circuits in a time-interleaved analog-to-digital data converter (ADC) cause undesirable distortions in the output spectrum. To reduce t...
Patrick Satarzadeh, Bernard C. Levy, Paul J. Hurst