Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
DAC
1995
ACM
10 years 6 months ago
Automatic Clock Abstraction from Sequential Circuits
Our goal is to transform a low-level circuit design into a more representation. A pre-existing tool, Tranalyze [4], takes a switch-level circuit and generates a functionally equiv...
Samir Jain, Randal E. Bryant, Alok Jain
DAC
1995
ACM
10 years 6 months ago
On the Bounded-Skew Clock and Steiner Routing Problems
We study the minimum-costbounded-skewrouting tree (BST) problem under the linear delay model. This problem captures several engineering tradeoffs in the design of routing topologi...
Dennis J.-H. Huang, Andrew B. Kahng, Chung-Wen Alb...
DAC
1995
ACM
10 years 6 months ago
The Elmore Delay as a Bound for RC Trees with Generalized Input Signals
The Elmore delay is an extremely popular delay metric, particularly for RC tree analysis. The widespread usage of this metric is mainly attributable to it being the most accurate ...
Rohini Gupta, Byron Krauter, Bogdan Tutuianu, John...
DAC
1995
ACM
10 years 6 months ago
Requirements-Based Design Evaluation
Stephen T. Frezza, Steven P. Levitan, Panos K. Chr...
DAC
1995
ACM
10 years 6 months ago
A General Method for Compiling Event-Driven Simulations
Abstract—We present a new approach to event-driven simulation that does not use a centralized run-time event queue, yet is capable of handling arbitrary models, including those w...
Robert S. French, Monica S. Lam, Jeremy R. Levitt,...
DAC
1995
ACM
10 years 6 months ago
On Test Set Preservation of Retimed Circuits
Aiman H. El-Maleh, Thomas E. Marchok, Janusz Rajsk...
DAC
1995
ACM
10 years 6 months ago
A Survey of Optimization Techniques Targeting Low Power VLSI Circuits
—We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are cons...
Srinivas Devadas, Sharad Malik
DAC
1995
ACM
10 years 6 months ago
A Fresh Look at Retiming Via Clock Skew Optimization
Rahul B. Deokar, Sachin S. Sapatnekar
DAC
1995
ACM
10 years 6 months ago
Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems
Abstract A central problem in embedded system co-synthesis is the generation of software for lowlevel I O. Scheduling still remains a manual task because existing coarse-grained re...
Pai H. Chou, Gaetano Borriello
DAC
1995
ACM
10 years 6 months ago
Synthesis of Software Programs for Embedded Control Applications
— Software components for embedded reactive real-time applications must satisfy tight code size and runtime constraints. Cooperating finite state machines provide a convenient i...
Massimiliano Chiodo, Paolo Giusto, Attila Jurecska...
books