Sciweavers

    DAC
    1999
    ACM
    103views Computer Architecture» more  DAC 1999»
    Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems
    13 years 8 months ago
    Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems
    Download  www.cs.york.ac.uk
    Power efficient design of real-time systems based on programmable processors becomes more important as system functionality is increasingly realized through software. This paper ...
    Youngsoo Shin, Kiyoung Choi
    claim paper
    Read More »
    DAC
    1999
    ACM
    122views Computer Architecture» more  DAC 1999»
    Functional Verification of the Equator MAP1000 Microprocessor
    13 years 8 months ago
    Functional Verification of the Equator MAP1000 Microprocessor
    Download  www.cecs.uci.edu
    Jian Shen, Jacob A. Abraham, Dave Baker, Tony Hurs...
    claim paper
    Read More »
    DAC
    1999
    ACM
    147views Computer Architecture» more  DAC 1999»
    ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization
    13 years 8 months ago
    ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization
    Download  www.cs.york.ac.uk
    ENOR is an innovative way to produce provablypassive, reciprocal, and compact representations of RLC circuits. Beginning with the nodal equations, ENOR formulates recurrence relat...
    Bernard N. Sheehan
    claim paper
    Read More »
    DAC
    1999
    ACM
    106views Computer Architecture» more  DAC 1999»
    Distributed Application Development with Inferno
    13 years 8 months ago
    Distributed Application Development with Inferno
    Download  www.cecs.uci.edu
    Distributed computing has taken a new importance in order to meet the requirements of users demanding information “anytime, anywhere.” Inferno facilitates the creation and sup...
    Ravi Sharma
    claim paper
    Read More »
    DAC
    1999
    ACM
    101views Computer Architecture» more  DAC 1999»
    Hardware Reuse at the Behavioral Level
    13 years 8 months ago
    Hardware Reuse at the Behavioral Level
    Download  www.cecs.uci.edu
    Standard interfaces for hardware reuse are currently de ned at the structural level. In contrast to this, our contribution de nes the reuse interface at the behavioral registertra...
    Patrick Schaumont, Radim Cmar, Serge Vernalde, Mar...
    claim paper
    Read More »
    DAC
    1999
    ACM
    119views Computer Architecture» more  DAC 1999»
    Crosstalk Minimization Using Wire Perturbations
    13 years 8 months ago
    Crosstalk Minimization Using Wire Perturbations
    Download  www.cecs.uci.edu
    We study the variation of the crosstalk in a net and its neighbors when one of its trunks is perturbed, showing that the trunk’s perturbation range can be efficiently divided i...
    Prashant Saxena, C. L. Liu
    claim paper
    Read More »
    DAC
    1999
    ACM
    124views Computer Architecture» more  DAC 1999»
    A Reordering Technique for Efficient Code Motion
    13 years 8 months ago
    A Reordering Technique for Efficient Code Motion
    Download  www.cecs.uci.edu
    Luiz C. V. dos Santos, Jochen A. G. Jess
    claim paper
    Read More »
    DAC
    1999
    ACM
    106views Computer Architecture» more  DAC 1999»
    Why is ATPG Easy?
    13 years 8 months ago
    Why is ATPG Easy?
    Download  www.cecs.uci.edu
    Mukul R. Prasad, Philip Chong, Kurt Keutzer
    claim paper
    Read More »
    DAC
    1999
    ACM
    121views Computer Architecture» more  DAC 1999»
    Automated Phase Assignment for the Synthesis of Low Power Domino Circuits
    13 years 8 months ago
    Automated Phase Assignment for the Synthesis of Low Power Domino Circuits
    Download  www.cs.york.ac.uk
    High performance circuit techniques such as domino logic have migrated from the microprocessor world into more mainstream ASIC designs. The problem is that domino logic comes at a...
    Priyadarshan Patra, Unni Narayanan
    claim paper
    Read More »
    DAC
    1999
    ACM
    169views Computer Architecture» more  DAC 1999»
    Performance-Driven Scheduling with Bit-Level Chaining
    13 years 8 months ago
    Performance-Driven Scheduling with Bit-Level Chaining
    Download  poppy.snu.ac.kr
    Sanghun Park, Kiyoung Choi
    claim paper
    Read More »
    « first‹ previous123456789…next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.