Sciweavers

DSD
2004
IEEE
126views Hardware» more  DSD 2004»
13 years 7 months ago
Implicit vs. Explicit Resource Allocation in SMT Processors
In a Simultaneous Multithreaded (SMT) architecture, the front end of a superscalar is adapted in order to be able to fetch from several threads while the back end is shared among ...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...
DSD
2004
IEEE
136views Hardware» more  DSD 2004»
13 years 7 months ago
Architecture of Wireless Sensor Node using Novel Ultra-Wideband Modulation Scheme
Recently ultra-wideband (UWB) communications has emerged as an alternative to narrowband communications used in wireless sensor networks. One of UWB(s) most attractive feature for...
Matthew D'Souza, Adam Postula
DSD
2004
IEEE
126views Hardware» more  DSD 2004»
13 years 7 months ago
Boolean Minimizer FC-Min: Coverage Finding Process
This paper describes principles of a novel two-level multi-output Boolean minimizer FC-Min, namely its Find Coverage phase. The problem of Boolean minimization is approached in a ...
Petr Fiser, Hana Kubatova
DSD
2004
IEEE
97views Hardware» more  DSD 2004»
13 years 7 months ago
Scene Management Models and Overlap Tests for Tile-Based Rendering
Tile-based rendering (also called chunk rendering or bucket rendering) is a promising technique for low-power, 3D graphics platforms. This technique decomposes a scene into smalle...
Iosif Antochi, Ben H. H. Juurlink, Stamatis Vassil...
DSD
2004
IEEE
104views Hardware» more  DSD 2004»
13 years 7 months ago
A Static Low-Power, High-Performance 32-bit Carry Skip Adder
In this paper, we present a full-static carry-skip adder designed to achieve low power dissipation and high-performance operation. To reduce the adder's delay and power consu...
Kai Chirca, Michael J. Schulte, John Glossner, Hao...
DSD
2004
IEEE
136views Hardware» more  DSD 2004»
13 years 7 months ago
FPGA Based Design of the Railway's Interlocking Equipments
This paper describes the architecture of a safety system of the railway's interlocking equipment, which has been developed for Czech railways. The system will be used for the...
Radek Dobias, Hana Kubatova