Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
EURODAC
1994
IEEE
128views VHDL» more  EURODAC 1994»
11 years 3 months ago
A component selection algorithm for high-performance pipelines
The use of a realistic component library with multiple implementations of operators, results in cost ef cient designs; slow components can then be used on non-critical paths and t...
Smita Bakshi, Daniel D. Gajski
EURODAC
1994
IEEE
120views VHDL» more  EURODAC 1994»
11 years 3 months ago
Planar-DME: improved planar zero-skew clock routing with minimum pathlength delay
Clock routing has become a critical issue in the layout design of high-performance systems. We show that the two passes bottom-up and top-down of the DME algorithm 2, 3, 4, 8 can ...
Chung-Wen Albert Tsao, Andrew B. Kahng
EURODAC
1994
IEEE
117views VHDL» more  EURODAC 1994»
11 years 3 months ago
Using C to write portable CMOS VLSI module generators
Alain Greiner, Frédéric Pétro...
EURODAC
1994
IEEE
130views VHDL» more  EURODAC 1994»
11 years 3 months ago
RESIST: a recursive test pattern generation algorithm for path delay faults
This paper presents Resist, a recursive test pattern generation (TPG) algorithm for path delay fault testing of scan-based circuits. In contrast to other approaches, it exploits t...
Karl Fuchs, Michael Pabst, Torsten Rössel
EURODAC
1994
IEEE
115views VHDL» more  EURODAC 1994»
11 years 3 months ago
Overall thermal simulation of electronic equipment
Jean-Louis Blanchard, Jean-Michel Morelle
EURODAC
1994
IEEE
117views VHDL» more  EURODAC 1994»
11 years 3 months ago
A hardware environment for prototyping and partitioning based on multiple FPGAs
This paper presents a multiple-FPGA-based experimentation board. The problem to be solved is that of implementing a circuit into a set of FPGAs. This board provides a hardware env...
Marc Wendling, Wolfgang Rosenstiel
EURODAC
1994
IEEE
109views VHDL» more  EURODAC 1994»
11 years 3 months ago
Fast OFDD based minimization of fixed polarity Reed-Muller expressions
Rolf Drechsler, Bernd Becker, Michael Theobald
EURODAC
1994
IEEE
117views VHDL» more  EURODAC 1994»
11 years 3 months ago
Hardware-software-codesign of application specific microcontrollers with the ASM environment
A. Both, B. Biermann, R. Lerch, Yiannos Manoli, K....
EURODAC
1994
IEEE
104views VHDL» more  EURODAC 1994»
11 years 3 months ago
An efficient verification algorithm for parallel controllers
Krzysztof Bilinski, Erik L. Dagless, Jonathan Saul...
EURODAC
1994
IEEE
124views VHDL» more  EURODAC 1994»
11 years 3 months ago
Parallel controller synthesis from a Petri net specification
Krzysztof Bilinski, Erik L. Dagless, Jonathan M. S...
books