Sciweavers

FCCM
2005
IEEE
102views VLSI» more  FCCM 2005»
13 years 10 months ago
A Signature Match Processor Architecture for Network Intrusion Detection
In this paper, we introduce a novel architecture for a hardware based network intrusion detection system (NIDS). NIDSs are becoming critical components of the network infrastructu...
Janardhan Singaraju, Long Bu, John A. Chandy
FCCM
2005
IEEE
132views VLSI» more  FCCM 2005»
13 years 10 months ago
Hardware Factorization Based on Elliptic Curve Method
The security of the most popular asymmetric cryptographic scheme RSA depends on the hardness of factoring large numbers. The best known method for factorization large integers is ...
Martin Simka, Jan Pelzl, Thorsten Kleinjung, Jens ...
FCCM
2005
IEEE
107views VLSI» more  FCCM 2005»
13 years 10 months ago
Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller
As technology sizes decrease and die area increases, designers are creating increasingly complex computing systems using FPGAs. To reduce design time for new products, the reuse o...
Lesley Shannon, Paul Chow
FCCM
2005
IEEE
115views VLSI» more  FCCM 2005»
13 years 10 months ago
FIFO Communication Models in Operating Systems for Reconfigurable Computing
Increasing demands upon embedded systems for higher level services like networking, user interfaces and file system management, are driving growth in fully-featured operating syst...
John A. Williams, Neil W. Bergmann, X. Xie
FCCM
2005
IEEE
100views VLSI» more  FCCM 2005»
13 years 10 months ago
Terrestrial-Based Radiation Upsets: A Cautionary Tale
Heather Quinn, Paul Graham
FCCM
2005
IEEE
131views VLSI» more  FCCM 2005»
13 years 10 months ago
Automating the Layout of Reconfigurable Subsystems Using Circuit Generators
When designing systems-on-a-chip (SoCs), a unique opportunity exists to generate custom FPGA architectures that are specific to the application domain in which the device will be ...
Shawn Phillips, Scott Hauck
FCCM
2005
IEEE
84views VLSI» more  FCCM 2005»
13 years 10 months ago
Prototyping Architectural Support for Program Rollback Using FPGAs
This paper presents a processor and memory-hierarchy prototype based on FPGAs that provides hardware support for program rollback. We use this prototype to demonstrate how compile...
Radu Teodorescu, Josep Torrellas
FCCM
2005
IEEE
106views VLSI» more  FCCM 2005»
13 years 10 months ago
High-Performance FPGA-Based General Reduction Methods
FPGA-based floating-point kernels must exploit algorithmic parallelism and use deeply pipelined cores to gain a performance advantage over general-purpose processors. Inability t...
Gerald R. Morris, Ling Zhuo, Viktor K. Prasanna
FCCM
2005
IEEE
139views VLSI» more  FCCM 2005»
13 years 10 months ago
A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation
Just-in-time (JIT) compilation has been used in many applications to enable standard software binaries to execute on different underlying processor architectures. We previously in...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan
FCCM
2005
IEEE
90views VLSI» more  FCCM 2005»
13 years 10 months ago
Optimizing Technology Mapping for FPGAs Using CAMs
Joshua M. Lucas, Raymond Hoare, Alex K. Jones