Sciweavers

Share
FPGA
2012
ACM
8views FPGA» more  FPGA 2012»
1 months 6 days ago
Accelerator compiler for the VENICE vector processor
Zhiduo Liu, Aaron Severance, Satnam Singh, Guy G. ...
FPGA
2012
ACM
8views FPGA» more  FPGA 2012»
1 months 6 days ago
Reducing the cost of floating-point mantissa alignment and normalization in FPGAs
In floating-point datapaths synthesized on FPGAs, the shifters that perform mantissa alignment and normalization consume a disproportionate number of LUTs. Shifters are implemente...
Yehdhih Ould Mohammed Moctar, Nithin George, Hadi ...
FPGA
2012
ACM
9views FPGA» more  FPGA 2012»
1 months 6 days ago
Optimizing SDRAM bandwidth for custom FPGA loop accelerators
Memory bandwidth is critical to achieving high performance in many FPGA applications. The bandwidth of SDRAM memories is, however, highly dependent upon the order in which address...
Samuel Bayliss, George A. Constantinides
FS
2011
38views more  FS 2011»
9 months 3 days ago
Gamma expansion of the Heston stochastic volatility model
Abstract We derive an explicit representation of the transitions of the Heston stochastic volatility model and use it for fast and accurate simulation of the model. Of particular i...
Paul Glasserman, Kyoung-Kuk Kim
FS
2011
48views more  FS 2011»
9 months 3 days ago
Asset price bubbles from heterogeneous beliefs about mean reversion rates
Harrison and Kreps showed in 1978 how the heterogeneity of investor beliefs can drive speculation, leading the price of an asset to exceed its intrinsic value. By focusing on an e...
Xi Chen, Robert V. Kohn
FPGA
2011
ACM
71views FPGA» more  FPGA 2011»
9 months 3 days ago
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
In this paper, we introduce a new open source high-level synthesis tool called LegUp that allows software techniques to be used for hardware design. LegUp accepts a standard C pro...
Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zh...
FPGA
2011
ACM
61views FPGA» more  FPGA 2011»
9 months 3 days ago
An analytical model relating FPGA architecture parameters to routability
We present an analytical model relating FPGA architectural parameters to the routability of the FPGA. The inputs to the model include the channel width and connection and switch b...
Joydip Das, Steven J. E. Wilton
FPGA
2011
ACM
62views FPGA» more  FPGA 2011»
9 months 3 days ago
CoRAM: an in-fabric memory architecture for FPGA-based computing
FPGAs have been used in many applications to achieve orders-of-magnitude improvement in absolute performance and energy efficiency relative to conventional microprocessors. Despit...
Eric S. Chung, James C. Hoe, Ken Mai
FPGA
2011
ACM
74views FPGA» more  FPGA 2011»
9 months 3 days ago
Comparing FPGA vs. custom cmos and the impact on processor microarchitecture
As soft processors are increasingly used in diverse applications, there is a need to evolve their microarchitectures in a way that suits the FPGA implementation substrate. This pa...
Henry Wong, Vaughn Betz, Jonathan Rose
ASPDAC
2011
ACM
63views Hardware» more  ASPDAC 2011»
9 months 7 days ago
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture
—This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small...
Yoshiya Komatsu, Shota Ishihara, Masanori Hariyama...
books